Tikrit Journal of Engineering Sciences (2022) 29 (3): 91-101 DOI:<http://doi.org/10.25130/tjes.29.3.10>

ISSN: 1813-162X (Print); 2312-7589 (Online)

Tikrit Journal of Engineering Sciences

Tikrit Journal of Engineering Sciences

available online at: http://www.tj-es.com

[Digitally Controlled Bridgeless Totem-Pole](http://doi.org/10.25130/tjes.29.3.10) [Power Factor Corrector](http://doi.org/10.25130/tjes.29.3.10)

[Khalaf S. Gaeid](mailto:gaeidkhalaf@gmail.com) 1* , [Waleed M. Zapar](mailto:waleed.m.zabar44356@st.tu.edu.iq) ¹ , [Rami A. Maher](mailto:rami.maher@iu.edu.jo) ² , [Atheer L. Salih](mailto:al-tameemi@dhbw-ravensburg.de)3, [Mohib A. Qasim](mailto:mohib.a.qasim44350@st.edu.iq) ¹

1 Electrical Department, College of Engineering, Tikrit University, Tikrit, Iraq.

2 Engineering College, Isra University, Amman, Jordan.

3 Electrical Department, Engineering, Baden-Wuerttemberg Cooperative State University, Ravensburg, Germany.

Keywords:

PFC; Gallium-Nitride; Totem-Pole; Continuous Conduction Mode; PWM

A R T I C L E I N F O

Article history:

©2022 COLLEGE OF ENGINEERING, TIKRIT UNIVERSITY. THIS IS AN OPEN ACCESS ARTICLE UNDER THE CC BY LICENSE <http://creativecommons.org/licenses/by/4.0/> Ω (cc

Citation: Gaeid KS, Zapar WM, Maher RA, Salih AL, Qasim MA. Digitally Controlled Bridgeless Totem-Pole Power Factor Corrector. Tikrit Journal of Engineering Sciences 2022; 29(3): 91- 101. **<http://doi.org/10.25130/tjes.29.3.10>**

A B S T R A C T

This paper presents the steps of designing, controlling, and implementing a 3kW Gallium-Nitride (GaN)-based bridgeless totem-pole power factor corrector (PFC) for single-phase 230V rectifier applications. The bridgeless design of such a converter combined with zero-recovery switching loss of GaN transistors enables more efficient design operation compared to traditional Si-based solutions. Thermally efficient design with forced-air cooling for the switching devices increased the power density beyond 100W/inch3 while keeping the power switches temperatures less than the thermal limits. Continuous Conduction Mode (CCM) was adopted in this work for better converter stability and was analyzed thoroughly along with the losses breakdown for each part of the converter. The digital control model of the converter was discussed in detail accompanied by the hardware design steps for the converter. Experimental results proved a maximum efficiency of 98.9% during 2.4kW operation and 98.6% during 3kW (full load) operation with minimum Total Harmonics Distortion (THD) of AC input current of 2.78% at rated current (13A) when converting the AC input voltage (230V) to 400 VDC.

^{*} Corresponding author: E-mail: gaeidkhalaf@gmail.com , Electrical Department, College of Engineering, Tikrit University, Tikrit, Iraq.

مصحح عامل القدرة للمحول الغير مجسر ذي القطب الخاضع للتحكم رقميًا

الخالصة

يقدم هذا البحث خطوات تصميم، والتحكم، وتنفيذ مصحح عامل القدرة)PFC)القائم على الجاليوم -نيتريد)GaN)بقدرة 3 كيلو وات لتطبيقات مقوم 230 ً فولت أحادي الطور. يتيح التصميم غير الجسور لمثل هذا المحول جنبا إلى جنب مع فقدان تبديل االسترداد الصفري لترانزستورات GaN تشغيل تصميم أكثر كفاءة مقارنة بالحلول التقليدية القائمة على Si. يعمل التصميم الفعال حرارياً مع التبريد بالهواء القسري لأجهزة التبديل على زيادة كثافة الطاقة التي تتجاوز 100 واط / بوصة 3 مع الحفاظ على درجات حرارة مفاتيح الطاقة أقل من الحدود الحرارية. تم اعتماد وضع التوصيل المستمر)CCM)في هذا العمل لتحسين استقرار المحول ويتم ً تحليله بدقة إلى جانب توزيع الخسائر لكل جزء من المحول. تتم مناقشة نموذج التحكم الرقمي للمحول بالتفصيل مصحوبا بخطوات تصميم الأجهزة للمحول. أثبتت النتائج التجريبية كفاءة قصوى بلغت 98.9٪ أثناء تشغيل 2.4 كيلو وات و98.6٪ أثناء تشغيل 3 كيلو وات (حمولة كاملة) مع الحد الأدنى من التشوه التوافقي الكلي (THD) لتيار إدخال التيار المتردد بنسبة 2.78٪ عند التيار المقنن (13 أمبير) عند تحويل جهد دخل التيار المتردد (230 فولت) إلى 400 فولت تيار مستمر.

الكلمات الدالة: عامل تصحيح القدرة، كاليون نترايد، المحول الغير مجسر ذي القطب، االتصال المستمر، تضمين عرض النبضة.

1.INTRODUCTION

Conventional Power Factor Correction (PFC) converters incorporate a full-bridge diode rectifier at the AC input stage followed by a boost converter stage s to raise the AC rectified voltage level to achieve power factor correction functionality $[1, 2]$. The boost part of such converters is usually a Si-based high-frequency MOSFET or IGBT depending on the power level and the application it is used in as shown in Fig. 1 [3]. Using a full-bridge diode rectifier resulted in high conduction losses in the pre-boost rectifier stage. Therefore, in more recent realizations of PFC converters, a configuration in which the diode rectifiers are replaced by the boosting power switches [4]. Thus, combining the two rectifiers and the boost stage into a single stage is known as. bridgeless. as shown in Fig. 2 [5, 6].

Fig.2 Bridgeless PFC circuits.

Despite the vast improvements of using bridgeless topology as in Fig.1, this design still has serious issues represented by the losses due to the reverse recovery associated with Si-based MOSFETs [7, 8]. The bridgeless totem-pole PFC presented in this paper has been wellstudied in papers but has not been widely embraced due to the above-mentioned reverse recovery losses issue by using conventional Sibased power switches. The fact that GaN devices have zero reverse recovery loss, makes them an efficient and attractive solution to this particular PFC topology. Moreover, by using this topology, Si-based power devices (MOSFETs) are used in slow line frequency (50H/60Hz) rectification (Q2H and Q2L in Fig. 1). The use of traditional Si-based switches has many benefits including the great reduction in switching losses by using low- frequency (line frequency) and fewer conduction losses compared to the diodes used in semi-bridgeless or traditional PFC circuit that uses full-bridge diode rectifier. The other benefit of using such a configuration is that the high-frequency GaN devices allow the alternation of the upper (Q1H) and the lower (Q1L) in operation as a boost switch or as a synchronous diode in the positive and negative half of the AC waveform respectively. As a result, enhance the utilization of switches compared to the conventional PFC topology. Another benefit of using this PFC configuration is its ability to reverse the direction of the power flow from a grid to a DC bus (PFC boost rectifier) or from a DC bus to a grid (grid-connected inverter). Therefore, this totem-pole PFC topology becomes an appealing choice for Electric Vehicles (EV) chargers that

allow bidirectional power flow from Vehicle to Grid (V2G) or from Grid to Vehicle (G2V) besides high-efficiency DC/AC motor drives rectifier stage. In this paper, the analysis and hardware design steps with the control strategy are presented $\boxed{9, 10}$.

2.TOTEM POLE PFC OPERATION

As illustrated in Fig. 3 (top), the Q1L acts as a high-frequency (100 kHz) switch that charges the inductor at a switching frequency rate with duty cycle, D that depends on the current position decided by a current controller (TON). After the duty time of Q1L is finished, as shown in Fig. 3 (bottom) then the upper high-speed GaN transistor, Q1H is turned on for the rest of the duty time (TOFF) to discharge the energy from the PFC inductor. As a result, the DC voltage at the output equals the input voltage plus the voltage generated by the inductor due to the current change with time (di/dt). This means the DC output voltage depends on the charging time ratio of the inductor or duty cycle, D. Q2L remains on for the whole half AC cycle.

Fig.3 Operation of totem-pole PFC in CCM mode during the positive-half AC cycle showing inductor charging (top) and discharging(bottom).

Similarly, during the negative-half cycle, the low-frequency Si-based power switch, Q2H remains on. As shown in Fig. 4. (top), the highspeed GaN power switch Q1H is now responsible for the inductor charging instead of Q1L in the positive-half AC cycle. A similar concept for the charging time of the inductor is applied for the positive half, i.e., the TON time to the total switching time ratio, D is decided by the current controller to force the average inductor current to follow the generated sinusoidal current reference. The inductor is discharged by turning the lower high-speed GaN MOSFET, Q1L. this allows the discharging of the stored energy in the inductor through it and thus, provides boosting for the input AC voltage during the negative-half cycle.

Fig.4 Totem-pole PFC in CCM mode during the negative-half AC cycle.

3.TOTEM POLE PFC HARDWARE DESIGN

Fig. 5 Shows the basic block diagram of the designed system prototype.

Fig.5 Simplified block diagram of 3 kW prototype totem-pole PFC.

The key specifications of the designed converter are listed in Table 1.

3.1.Inductor Design

The totem-pole PFC inductor is designed to keep the current ripple within 25% of the peak AC input current, Iin_pk. Keeping in mind that the maximum input current is calculated at the minimum input voltage of the converter at full designed load, Equation (1) gives the minimum inductance value required to operate the PFC in CCM mode [11].

$$
L_{min} = \frac{(D - D^2)V_{out}V_{in_min}}{0.25\sqrt{2}P_{out}F_{sw}} \dots \dots \dots \dots \dots \tag{1}
$$

Where D is the average duty cycle of the highspeed GaN MOSFETs (Q1H&Q1L) and is calculated approximately as in $\lceil 8 \rceil$ to be 0.425. Vout is the PFC DC output voltage (400VDC). Pout is the nominal output power of the PFC converter (3 kW). $V_{in,min}$ is the minimum AC input voltage, which is 110 VAC to operate the designed converter in both 230/115 VAC singlephase grid standards. Fsw represents the switching frequency of the converter which has been chosen to be 100 kHz to fairly utilize the high-speed capability of the GaN power switches. Using the above definitions in Equation (1), the minimum inductance value is 106 µH. Using the Kool Mµ core (from Magnetics), 40 turns will produce an inductance of 220 µH at full load to further ensure CCM operation even in surge conditions. The windings of the inductor are formed by 2 strands of the AWG-12 wire size.

3.2.Output DC-Link Capacitor Design

The output DC-link capacitor value can be obtained by knowing the DC voltage maximum holding-up time at full-load, t_{hu} and the desired output DC voltage ripple, Vripple. thu is set to a half AC cycle, or 10 ms, while the voltage ripple is selected to be 2% or 8Vpp. The output capacitor can be calculated by Equation (2)

$$
C_{out} = \frac{2 \times P_{out} \times t_{hu}}{V_{out}^2 - V_{out_min}^2}
$$
................. (2)

$$
C_{out} = \frac{P_{out}}{2 \times V_{out} \times 2f_{line} \times V_{rime}} \dots
$$
 (3)

Using Equations (2) and (3) , the output DC-link capacitor value equals 1492 µF. three Vishay 57561E3, 560 µF, 450V output DC-link electrolytic capacitors were used in parallel with 100 µF, 500V ceramic Multi-Layer Capacitor (MLC) (Vishay MKP1848M) for better high-frequency ripples suppression.

3.3.Inrush Current Limit and Soft Start Since the output capacitors are fairly large, charging these capacitors requires a currentlimiting circuit to avoid the high-current stress on the AC line and input fuse and filter. This pre-charging is done by the built-in freewheeling diodes in power switches before the PFC function is enabled at startup by inserting a resistor in series with the AC input. This resistor is then shorted by a power relay after

the capacitors are being charged to a specific voltage level as shown in Fig. 5 A 10Ω TE Connectivity, SQMW710RJ is used.

3.4.High-Speed GaN MOSFET Selection

Fig.6 shows the structure of the selected normally-off GaN power switch packed in a standard TO247 package. The main (upper) GaN FET has a low RDS(ON), avalanche ruggedness, and low switching losses [12]. The lower low-voltage Si-based MOSFET is connected between the GaN FET and the module sources that control the VGS of the GaN module. This low-voltage MOSFET is responsible for controlling both di/dt and dv/dt during turning off and on respectively thanks to its external gate resistor. Since the Si-based MOSFET is a low voltage, it has an extremely low RDS(ON) resistance and a negligible reverse recovery charge (Qrr) $\left[13\right]$. Therefore, the GaN module can be driven by a single 12V supply gate-driver circuit. Thus, simplifying the driver requirements and reducing the total system cost compared to the SiC MOSFETs that require a bipolar gate-to-source voltage [14]. Combining all the above-mentioned features, the TRANSPHORM TP65H035G4WS GaN power switch is selected.

Fig.6. Normally-off TPH3205WS GaN power switch internal structure.

3.5.Low-Speed Si-MOSFET Selection

Because of the low-speed switching patterns (line frequency) in the totem pole PFC for Q2H and Q2L in Fig. 5, the switching losses are negligible. Only conduction loss is taken into consideration so, regardless of the transient performance of any power switch, the lower the RDS(ON) resistance the better the design is concerning thermal performance and efficiency. The STY139N65M5 has a reasonable on-state resistance (0.014 Ω) per cost and thus, is selected as a slow-switching power device for the system.

4.LOSS CALCULATION AND THERMAL BREAKDOWN

The total system losses are calculated by full system-rated load and can be divided into four categories, which are:

4.1.Losses of GaN Power Switches

Conduction Loss for the two GaN switches can be found using Equation (4):

$$
P_{cond_GAN} = I_{rms}^2 \times R_{DS(ON)_GAN} \quad \dots (4)
$$

Referring to the part datasheet for $R_{DS(ON)}(35)$ m Ω) and Table I., for RMS input current (18 A), the conduction loss is 11.34 W. The switching losses for GaN MOSFETs are calculated using Equation (5):

_ = × _ **(5)**

Where E_{ossGAN} is the total energy loss at full load (18 Arms) current, which is 140 µJ, the switching losses are found to be 14 W for the two GaN devices because they conduct in a complementary manner, so, full input AC current is flowing in either Q1L or Q1H. as a result, they can be dealt with as one always-on transistor. The same principle is applied to slow switches, Q2L and Q1H.

4.2.Losses of Si-MOSFET Power Switches

The conduction Loss for the upper and lower Si-MOSFET switches can be found using Equation 4. The total loss is calculated to be 4.5 W.

4.3.Losses of Boost Inductor and Output Capacitors

Output capacitor losses can be found using Equation (6):

_ = _×∆ 2 3 **(6)**

Where $R_{\text{est-cap}}$ is the Equivalent Series Resistor (ESR) of the used capacitors (380 m Ω from part no. datasheet) and ∆i is the output current ripple at full load which is the voltage ripple previously calculated in output capacitor design (8Vpp) divided by the equivalent load resistance (400V2/3kW = 53.33 Ω). Keeping in mind that there are three parallel capacitors used in the system, the power loss for output capacitors is 2.85W. The power loss of the boost PFC inductor is calculated using Equation (7):

 $P_{loss_inductor} = I_{rms}^2 \times R_{esr_inductor} \dots (7)$

Using inductor core geometry from the datasheet, the total wire length of the PFC inductor is 2.4 m, and the DC resistance is found to be 12.5 m Ω . Neglecting the AC resistance due to skin effect magnetic core losses, the power loss in the inductor is 4W.

4.4.Control and Auxilliary Circuit Power Consumption

The power drawn by the microcontroller card, gate driver card, and other measurement circuits is measured to be 6W by measuring the current of the main 12V adapter powering the whole system. Combining all the losses calculated above, the total system losses during full load operation are 42.7 W. Therefore, the theoretical efficiency is 98.597%. Fig. 7 shows the loss contributed by the different parts of the system.

5.TOTEM-POLE PFC CONTROL STRUCTURE

The average AC input current control method mentioned is widely used as a control strategy for single-phase classical topology $[15, 16]$. The control structure for the prosed system is shown in Fig. 8. The control method is modified to convert the single PWM gate driver signal originally aimed to control the topology shown in Fig. 1.

Fig.8 Modified control structure for the proposed system.

In this control method, the output DC voltage is controlled by the outer voltage loop that runs relatively slow (10 kHz) compared to the inner loop. A feed-forward signal represented the absolute value of the instantaneous input AC voltage. The signal is then divided by the square RMS value of the AC to form the desired input AC current reference $[17, 18]$. The current reference generated by the outer voltage loop and feed-forward parameters is then fed to the inner loop to be compared against the actual inductor current (AC line current) to form the current error signal. This error signal is then input to a Proportional-Integral (PI) controller to adjust the duty cycle to force the AC input current to be sinusoidal $[19]$. As mentioned before, the duty ratio is converted from one high-frequency (100 kHz) to four PWM signals; two of which are high-frequency complementary signals that switch places according to the AC waveform half and the other two PWM signals are low-frequency (AC line frequency) generated by the zero-crossing detector as shown in Fig. 9.

Fig.9 Controller PWM modification to convert classical single to four-PWM totem-pole PFC controller.

6.PRACTICAL IMPLEMENTATION *6.1.Power Board*

The implemented power board is shown in Fig. 10. and is composed of GaN and Si MOSFETs with an AC input filter, boost PFC inductor, output capacitors, and current/voltage measurement circuits as shown in the circuit in Fig. 13. The power board is designed using fourlayer PCB scheme, the complete assembled board is shown in Fig. 11.

Fig.10 Power card of totem-pole PFC.

Fig.11 Power card of the designed bridgeless totem-pole PFC.

6.2.Controller Board

The controller card is shown in Fig. 12, The design is based on the new TI DSP and F280049CPM. The controller board also contains a built-in XDS100 V2 programmer/debugger with a completely isolated USB interface for safely accessing the board during normal operation. The control card 3d and real views are shown in Fig. 12.

Fig.12 Control card of the designed system.

6.3.Gate Driver Board

The gate driver board handles the PWM signals boosting from MCU and translates the 3.3V level voltages to a compatible level (0-to-12V) to turn the SI and GaN MOSFETs on or off. It is based on the isolated driver topology which means there is full galvanic isolation between the power part of the system and the lowvoltage control part. The implemented gate driver board is shown in Fig. 14. The 3d view of the gate driver board is shown in Fig. 15. The complete schematic of the driver card is shown in Fig. 16.

Fig.13 Power card basic circuit diagram.

Fig.14 Driver card for the designed system. **Fig.15** Driver card for the designed system.

[Khalaf S. Gaeid,](mailto:gaeidkhalaf@gmail.com) [Waleed M. Zapar,](mailto:waleed.m.zabar44356@st.tu.edu.iq) [Rami A. Maher,](mailto:rami.maher@iu.edu.jo) [Atheer L. Salih,](mailto:al-tameemi@dhbw-ravensburg.de) [Mohib A. Qasim](mailto:mohib.a.qasim44350@st.edu.iq) / [Tikrit Journal of Engineering Sciences](https://tj-es.com/) (2022) 29(3): 91-101

Fig.16 Driver card schematic.

Fig.17 MATLAB simulation of the bridgeless totem-pole PFC.

7.SIMULATION RESULTS

The simulation of the designed system is performed using MATLAB/SIMULINK. Fig. 17 Shows the main simulation block diagram. The controller block inner structure is shown in Fig. 18 and is tuned using the built-in PID tuning app in MATLAB/SIMULINK. The P for the term for the outer voltage loop is 3.0, while the I term is 1.8. for the inner current loop, the P term is 1500 and the I term is 50 $[20, 21]$. The

PFC controller is started after 0.05 sec to demonstrate the AC current waveform before and after the PFC function started. Fig. 19 Shows the AC current waveform at full load before and after the PFC controller activation. The AC current THD is 108% before the PFC function is activated, after activation (at $t =$ 0.05 sec), the THD became 2.8% (measured using SIMULINK THD measurement block). DC output voltage ripples were 10 V_{pp} [22].

Fig. 19 PFC input AC voltage, current, and PFC activation signal at full converter load.

8.EXPERIMENTAL RESULTS

After the completion of the driver, the controller, and the power parts of the designed system, the controller was loaded with the developed firmware by using Code Composer Studio (CSS) from Texas Instruments. The experimental setup is shown in Fig. 20, while Fig. 21. Shows the completely assembled PFC converter with driver and controller cards installed. After installing the system for experimental results as shown in Fig. 20, the first step is used to delay the start of the PFC controller. As expected, the input AC current waveform shown in Fig. 22 (blue) before the

PFC starting is noticed to have a poor power factor. This is due to the operation of a regular rectifier (i.e., full wave diode rectifier formed by the built-in free-wheeling diodes of Si-MOSFETS and pre-charging diode bridge, BR1 in Fig. 13). After the PFC controller starts regulating the AC input current, the waveform of AC input current is shown in Fig. 22. The THD of the input current is measured to be 110% before without PFC function. With the PFC function, the THD of AC input current is measured using samples collected from ADC (Analog to Digital Converter) at 100 KSPS (Kilo Samples Per Second) and sending them back the collected samples by the MCU to the PC over the virtual serial link provided by the implemented USB programmer/debugger. The collected samples are then processed by a MATLAB program to compute the THD. The AC input current with PFC mode at full rated power (3 kW) was 2.89% at 218 VAC input voltage and 400 VDC output. The load of the system is an electric heater that is modified by inserting tabs into the heater element for changing the load as required. The output voltage ripple has shown a 6Vpp at 1 kW load, while a 9Vpp DC output voltage ripple is recorded at 3 kW. Fig. 23 shows the output DC voltage at 1 kW load, 3kW load, and the voltage after turning off the PFC function. The power factor of the system is tested for different input voltages and various load steps. Fig. 24 Shows the system power factor for these test parameters.

Fig.20 Experimental setup.

Fig.21 Final assembled system of 3 kW PFC converter.

Fig.22 PFC function activation at full load.

Fig.24 Power factor for various AC input voltages versus output power.

9.CONCLUSION

In this paper, a detailed design and implementation for a 3 kW totem pole PFC converter were presented. The design is based on GaN MOSFETs for high-frequency switches has been adopted, while two regular Si-based MOSFETs have been used and switched at line frequency. This configuration has led to a great reduction in system losses and hence, high efficiency (98.6%) was achieved. This design also proposed a configuration for converting the controller PWM output of regular PFC converters based on single switch topologies to be used in this totem-pole configuration. This modification is very useful for using the readily available single-PWM output analog PFC controller IC's and converting them into totempole controllers. The use of modern MCU with powerful CPU processing has enabled the use of a fast (100 kHz) current loop for better controller current tracking of reference input AC voltage leading to a near-unity power factor (0.99 has been achieved at full rated power).

REFERENCES

- **Simulation model of unity power factor uninterruptible power supply topology using single-phase matrix converter**. *International Journal of Power Electronics and Drive Systems (IJPEDS)*,2022;**13**(2):969-979. **[1]** Muhammad SM, Rahimi B, Nur HA.
- **[2]** Hussein, AA. **Load Frequency Control for Two-area Multi-Source Interconnected Power System using Intelligent**

Controllers. *Tikrit Journal of Engineering Sciences*,2018; **25**(1):78–86.

- **[3]** Amran MA, Bakar AA, Jalil MH, Gani AF, E. Pathan. **Optimal tuning of PI controller using system identification for two-phase boost converter for lowvoltage applications**. *International Journal of Power Electronics and Drive Systems (IJPEDS)*,2021;**12**(4): 2393- 2402.
- **[4]** Hussein AK H, Hassan J M. **Improving the design of super-lift Luo converter using hybrid switching capacitorinductor cell for PV system**. *Indonesian Journal of Electrical Engineering and Computer Science*,2022; **25**(2):710-720.
- **[5]** Huber L, Jang Y, Jovanovic MM. **Performance Evaluation of Bridgeless PFC Boost Rectifiers**. *IEEE Transactions on Power Electronics*,2008; **23**(3):1381- 1390.
- **[6]** Jang Y, Jovanovic MM. **A Bridgeless PFC Boost Rectifier With Optimized Magnetic Utilization**. *IEEE Transactions on Power Electronics*,2009; **24**(1): 85-93.
- **[7]** Musavi, W E, Dunford WG. **A highperformance single-phase bridgeless interleaved PFC converter for plug-in hybrid electric vehicle battery chargers**. *IEEE Transactions on Industry Applications*, 2011;**47**(4):1833-1843.
- **[8]** Huang Q, Huang AQ. Huang. **Review of GaN totem-pole bridgeless PFC**. *CPSS Transactions on Power Electronics and Applications*, 2017;**2**(3):187-196.
- **[9]** Tang Y, Ding W, Khaligh A. A bridgeless totem-pole interleaved PFC converter for plug-in electric vehicles. *IEEE Applied Power Electronics Conference and Exposition (APEC)*, Long Beach 2016, CA, USA, p1-6.
- **[10]** Persson E. **How 600 V GaN Transistors Improve Power Supply Efficiency and Density**. *Power Electronics Europe*,2015; **2**:21-24.
- **[11]** Zhu K, O'Grady M, J. Dodge, J. Bendel and J. Hostetler.1.5 kW single phase CCM totem-pole PFC using 650V SiC cascodes,. *IEEE 4th Workshop on Wide Bandgap Power Devices and Applications (WiPDA)*, 2016, Fayetteville, AR, USA,p.90-94 .
- **[12]** Li X, Bhalla A, Alexandrov P, J. Hostetler, L. Fursin, .Investigation of SiC Stack and Discrete Cascodes. *International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management; Proceedings of*, 2014, Nuremberg, Germany, p. 1-8.
- **[13]** Anup B, Li X, Bendel J. Switching Behavior of USCi's SiC Cascodes. *Magazine of Bodo's Power Systems*,2015: 22-26.
- **[14]** Dodge J. SiC JFET Cascode Enables Higher Voltage Operation in a Phase Shift Full Bridge DC-DC Converter. PCIM Europe. *International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management*,2016, Nuremberg, Germany, p.1-8.
- **[15]** Sype DM, Koen De G, Bossche AP, Melkebeek JA. **Duty-ratio feedforward for digitally controlled boost PFC converters**. *IEEE Transactions on Industrial Electronics*,2005; **52**(1):108- 115.
- **[16]** Sype DM, Gusseme KD, Bossche AP, Melkebeek JA. **A sampling algorithm for digitally controlled boost PFC converters**. *IEEE Transactions on Power Electronics*,2004; **19**(3):649-657 .
- **[17]** Williams JB. Design of feedback loop in unity power factor AC to DC converter. *20th Annual IEEE Power Electronics Specialists Conference*, 1998,2, 959-967.
- **[18]** Dixon JW, Boon TO. **Indirect current control of a unity power factor sinusoidal current boost type threephase rectifier**. *IEEE Transactions on Industrial Electronics*, 1988**;35**(4):508- 515.
- **[19]** Sławomir L, Zapart M, Grzegorzek M, Worek C. Simulation of true-bridgeless totem-pole PFC with GaN transistors based on open source environment. *21st European Conference on Power Electronics and Applications,*2019, ECCE Europe, p1-7.
- **[20]**Mahmmoud ON, Gaeid KS, Nashi AF, Siddiqui, KM. **Induction Motor Speed Control with Solar Cell Using MPPT Algorithm by Incremental Conductance Method**. *Tikrit Journal of Engineering Sciences*, 2020;**27**(3): 8–16.
- **[21]** Gaeid KS, Hew WP, Haider AF. Indirect vector control of a variable frequency induction motor drive (VCIMD). *International Conference on Instrumentation, Communication, Information Technology, and Biomedical Engineering* ,2009.Malaysia,p.36-40.
- **[22]**Wali, S. A., & Muhammed , A. A. (2022). **Power Sharing and Frequency Control in Inverter-based Microgrids**. *Tikrit Journal of Engineering Sciences*,2022; 29(3): 70–81.