The Implementation of an Efficient FPGA-based Digital Controller for Solar Panels

Ali H. A. Wahed

Electrical Power Techniques Engineering Department / Technical College/ University of Basrah

Abstract

This paper proposes an FPGA-based implementation of a maximum power point tracking (*MPPT*) Controller for solar panels. The proposed architecture is implemented using Field Programmable Gate Array (*FPGA*) technique, with observance of feature desired as flexibility, and speed without performance loss. The design have been written in *VHSIC* Hardware Description Language (*VHDL*) language, that can be used to accelerate the implementation.

FPGA architecture of MPPT is implemented to overcome the large processing time to obtain maximum power for any environmental condition, during moment to moment variations of light level, shading, temperature, and Photovoltaic(Solar) cell array characteristics.

The implementation of the design is achieved using Xilinx Virtex-II platform as a suitable selected programmable device. The development of the system software for this work has been done using Active *HDL 3.5*, and *ISE Navigator 6.3 i* programs. Simulation results demonstrating the validity of the proposed algorithm are also reported.

الخلاصة

يقترحُ هذه البحث تطبيق معماريه نظام سيطرة لنتبع نقطة القدرة ألقصوى (MPPT) مستخدم في الألواح الشمسية. هذه الهندسة المعمارية المقترحة مُطَبَّقة باستعمال تقنية مصفوفة البوابات المبرمجة (FPGA)، مَع مراعاة الميزّات المطلوبة كالمرونة، والسرعة بدون خسارةٍ في الأداءِ. هذا التَصميم مكتوب بلغة (VHDL) والتي استعملت لتَعجيل التطبيق.

تم تنفيذ الطريقة المقترحة في ظروف بيئية مختلقة شملت الاختلاف في مستوى الضوء من لحظه الى لحظه، الظل ، درجات حرارة مختلفة وكذلك خصائص مختلفة لمصفوفة الخلية الشمسية وقد أثبتت الطريقة اختزلها لوقت المعالجة اللازم للحصول على الطاقة القصوى .

تم تنفيذ التصميم بأستخدام رقاقة المصفوفة البرمجية نوع (Virtex II) التي تنتجها شركة (Xilinx) كاداة للكيان المادي في عملية التصميم أستخدامنا برنامج (Active-HDL 3.5) في حين تمت عملية محاكاة التنفيذ بأستخدام برنامج ISE Navigator 6.3i . وقد أثبتت نتائج المحاكاة صلاحية الطريقة المقترحة.

Introduction

In a Photovoltaic(PV) panels, Maximum Power Point Tracking (MPPT) is the automatic adjustment of electrical load to achieve the greatest possible power harvest. Solar cells have a complex relationship between solar irradiation, temperature and total resistance that produces a non-linear output efficiency known as the "I-V curve"[1]; the purpose of the MPPT system is to sample the output of the cells and apply a load to obtain maximum power for any given environmental conditions.



Figure(1): Equivalent circuit for MPPT

The Power Point Tracker is a high frequency DC to DC converter. They take the DC input from the solar panels, change it to high frequency AC, and convert it back down to a different DC voltage and current to exactly match the panels to the batteries as shown in figure (1).[2]

A solar cell is a non-linear power source and its output power depends on the terminal operating voltage. The Maximum Power Point Tracker (MPPT) tracks the output voltage and current from the solar cell and determines the operating point that will deliver the most power. The proposed MPPT must be able to accurately track the constantly-varying operating point where the maximum power is delivered in order to increase the efficiency of the solar cell.[3]

The control algorithm for extracting maximum power from the cell is proposed by means of the VHDL code and implemented using Xilinx ISE Navigator FPGA Board. FPGA is a programmable logic device considered as an efficient hardware for rapid prototyping.

At the core of this system, the Perturb-and-Observe (P&O) algorithm is used to track the maximum power point. The paper continues as follows: Section I discuses the mathematical model of PV. Section II shows the standard P&O algorithm. In Section III, the implementation and the experimental results are described. In section IV, the discussion is described Finally, conclusions are presented in section V.

Principle Analyzing And Modeling of PV



Figure(2): Equivalent circuit of practical photovoltaic cell

The literature [4-6] proposed various modeling of PV. The output current I and output voltage of PV is given by (1) and (2) using the symbols in Figure(2)[4].

 $I = I_{ph} - I_d - V_d / R_{sh}$ (1)

$$V = V_d - R_s I \tag{2}$$

$$I_d = I_o \left[exp\left(\frac{qV_d}{nkT}\right) - 1 \right]$$
(3)

Where I_{ph} is the photocurrent (in amperes), I_o is the reverse saturation current (in amperes), I_d is the average current through diode (in amperes), n is the diode factor, q is the electron charge (in coulombs), $q = 1.6 \times 10^{-19} C$, k is Boltzmann's constant (in joules per Kelvin), $k = 1.38 \times 10^{-23} J/K$, and T is the PV panel temperature (in Kelvin). R_s stands for the intrinsic series resistance of the PV, which is ideally zero. R_{sh} denotes the equivalent shunt resistance of the solar array, which is ideally infinity. In general, the output current of PV is expressed by

Journal of Thi-Qar University

No.2

Vol.8

$$I = I_{ph} - I_o \left[exp\left\{ \frac{q}{nkT} \left(V + R_s I \right) \right\} - 1 \right] - \frac{V + R_s I}{R_{sh}}$$
(4)

Where the resistances and Rsh can generally be neglected, and therefore, last term in (4) is generally dropped.

$$I = I_{ph} - I_o \left[exp\left\{ \frac{q}{nkT} \left(V + R_s I \right) \right\} - 1 \right]$$
(5)

When the circuit is opened, the output current I = 0, and the open-circuit voltage V_{oc} is expressed by

$$V_{oc} = V_{max} = \frac{nkT}{q} ln \left(\frac{I_{ph}}{I_o} + 1\right) \approx \frac{nkT}{q} ln \left(\frac{I_{ph}}{I_o}\right)$$
(6)

If the circuit is shorted, the output voltage V = 0, the average current through diode I_d is generally be neglected, and the short-circuit current $I_{sc} = 1$ is expressed by using (7). The relationship exists between short-circuit current and photocurrent by using (8).

$$I = I_{ph} - \frac{R_s I}{R_{sh}} \tag{7}$$

$$I = I_{sc} = I_{ph} / \left(1 + \frac{R_s}{R_{sh}} \right) \approx I_{ph}$$
(8)

Finally, the output power P is expressed by (9)

$$P_{max} = I_{ph} \left\{ V_{oc} - \frac{nkT}{q} ln \left(1 + \frac{qV_{mppt}}{nkT} \right) - \frac{V_{oc}}{qV_{mppt}(nkT)} + \left(\frac{nkT}{q} \right)^2 \frac{1}{V_{mppt}} ln \left(1 + \frac{qV_{mppt}}{nkT} \right) \right\}$$
(10)

Where : P_{max} and V_{mppt} the maximum output power and optimal output voltage

Here P and are V the instantaneous output power and output voltage of PV, respectively. The steady-state of the Maximum Power Point (MPP) contains $\partial P / \partial V = 0$. The maximum power is expressed by (10).

The Perturb and Observe Algorithm

The classic P&O algorithm is pretty simple [6]. Figure(3) depicts a flow chart explaining it. It operates by perturbing the PV array voltage (i.e. incrementing or decreasing) and comparing the PV output power with that of the previous perturbation cycle. If the perturbation leads to an increase/decrease in array power, the subsequent perturbation is made in the same/opposite direction. In this manner, the peak power is tracked continuously.



Figure(3): Perturb-and-observe algorithm

The operating voltage is perturbed with every MPPT cycle. As soon as the MPP is reached, V will oscillate around the ideal operating voltage V_{mpp} . Figure(1 and 4) and Table(1) summarized the control action of the P&O method. The value of the reference voltage, V_{ref} , will be changed according to the current operating point. For example, when the controller senses that the power from solar array increases $(\partial P \rangle 0)$ and voltage decreases $(\partial V \langle 0)$, it will decrease (-) V_{ref} by a step size C, so V_{ref} is closer to the MPP. The MPP represents the point where V_{ref} and scaled down V_{sense} become equal.

Case	∂P	$(\partial V \text{ or } \partial I)$	Control action
1	<0	<0	Increase (V or I)
2	<0	>0	Decrease(V or I)
3	>0	<0	Decrease (V or I)
4	>0	>0	Increase (V or I)

Table (1) : perturb & observe control action



Figure (4): Plot of power versus voltage for the simulated PV.

MPPT Hardware Implementation

The P&O algorithm resides on the MPPT controller[7]. This controller receives values for voltage and current, calculates all the necessary differentials and performs updates to V_{ref} after the necessary error checking has been performed. Also, it stores the power, voltage, and current values from the previous iteration. In addition, the MPPT algorithm also detects whether the system is operating in Output Voltage Regulation or MPPT. In case, the present output voltage of the array will exceed V_{ref} by a pre-determined threshold C_{OVR} . When this condition, called Output Voltage Regulation (V_{OVR}). OVR detection is enabled when the difference between the system voltage and V_{ref} exceeds a certain threshold.

Figure (5) It has input ports named i_{sence} and v_{sence} , which receive data from PV array to the MPPT chip, Some signal in MPPT block are used as control signal which are clk(clock), V_{out} , and one output port V_{avr} named The MPPT controller block are implemented using VHDL code in a structural form. The structural codes of the block MPPT is shown in Figure (6).



Figure ((5) a , b) illustrates hierarchy block diagram of MPPT controller.

Figure (5-a): The MPPT controller block.



Figure (5-b): The MPPT controller block.

Journal of Thi-Qar University

Vol.8

Figure ((6) a , b) illustrates structural codes of MPPT controller.



Figure (6-a) : The MPPT controller block.



Figure (6-b): The MPPT controller block.

Simulation Results

Figure (7) illustrates the simulation Results of the MPPT controller, the functional simulation of the proposed design is done through using Active-HDL software tool, After running the simulator, it gives the waveform results. The unit responsible for making the decisions regarding tracking. For each clock cycle that is high, the voltage and current are read, and the differentials are processed in order to make decisions about whether or not to track, and in what direction. The signals V_{OVR} are internal flags based upon each calculation and provide information about the decisions made by the algorithm. The modified V_{ref} is sent out on V_{avr} .

Active-HDL (PROJECT)	- C:WyDe	esigns\pr	actice_d	esign\src\	PROJEC	TISRC	Waveforn	n Editor 2	awf *											
<u>File E</u> dit Sea <u>r</u> ch	<u>V</u> iew <u>D</u> esi	ign <u>S</u> imulati	ion <u>₩</u> ave	form <u>T</u> ool	s <u>H</u> elp															- ↔	» ×
12 🖬 🕈 🔛	💥 🐰 🕻	S 📃 🔎	🎁 🖓 🕻	A	🕗 🗳 🐇	• •	N E	100ns		i Ç≣i ¢i		No simula	tion								
Desig ×	X Pa		> 🛓 🤇	l 🕂 🖟	ର୍ ପ୍	Q 😪	°W >	л Ая 🗖	±∏ ∏±	19 et	1	% %)	8								
🔚 sor _alg (💌	Name	V Sti	0 ps - 2) i i i 40	- i - 60 -	r - 80 -	ı - 100	ı - 120	ı - 140 i	· 160 - i	· 180	ı 200	ı 220 i	240	ı - 260	ı 280 i	i 300 i	320 i 34	0 ; 3	60 ι	ns
🖃 🚯 🛛 PRC 🔼	P∸ dk	0									Л		Ъ								
- 🐔 4	P⁺ sta	0	1099	X 119	3 X 12	37 X	1396	1495	1594	X 1	693 X	1792	X 189		1002	1097	1196	1299	X	398	C
⊕ @ √ c	Ar cen		6080	X 616	J X 624	40 X I	6320	X 6400	X 6480	χ 6	560)	6640	X 672		5968	X 6112	X 6192	6208	X	288	
	₽ sit																				
	nr par																				
	™ avr																				
	₽ in1																				
⊕ @ √ c	P⁺ in2																				
	P⁺ in3							utt								u					L I
⊡ ⊡ √ t	P⁺ in4																				
	P⁺ in5																				
	P⁺ in6			00	000000000	00000									1111	111111000	000				Ξ.
- * *																					-
			<u> </u>			-	,			-	,	(11)		-						-	*
E. 🐼 . / 🛄 /	🔅 ne	ws <u>X</u>	waveforn	1 e 🖄 🕅	vaveform e) 🕅 Wa	avetorn	1 e) 🚨 w	/aveform e.	<u> XX</u> W3	iveform	e 🔀	waveform	e / =	standa	ird.vhd 👌 🔳	mpp_cont	ro 🖃 mp	_contr	D	

Figure (7): Simulation results of MPPT controller.

Discussion

To increase the output efficiency of a photovoltaic (PV) generation system it is important to have an efficient maximum power point tracking (MPPT) technique.the proposed approach can effectively improve the tracking speed and accuracy simultaneously.

Designing the MPPT controller in this way is guided by the idea of getting the best speed/cost ratio that results from using the piplining approach. This is to ensure that all stages work synchronously, and that these stages give their intended results on the next clock.

The proposed hardware architecture provides a high throughput for digital signal processing(DSP) with low hardware resource utilization. The processing time obtained for the DSP implementation was about 420 milliseconds. The reported execution time was obtained considering data is already available in the input memory. The architecture performance is over 20 times faster than the required rotation rate[8].

No.2

Vol.8



Figure (6): Translation Report of the Proposed Design

The proposed architecture was modeled using the VHDL Hardware Description Language and synthesized with Xilinx ISE Navigator 6.3i targeted for a Xc2s15-6-cs144-6 Virtex-II device.

Xilinx - Project Navigator - C:\Xilinx\bin\MPP	_Controler/MPP_Controler.npl - [mppt.syr (READ ONLY)]	ÐPX
File Edit View Project Source Process Window	Help	> ×
	▣ ◙ & ♥	
Sources in Project MPPT.vhd MPPT.vhd Mppt.sch % % Mppt.sch % % Mppt.sch % % % % % % % % % % % % % % % % % %	1 Release 6.31 - xst 6.35 2 Copyright (c) 1995-2004 Xilinx, Inc. All rights reserved. 3> Parameter TBPIR set toprojnav 4 CPU : 0.00 / 0.42 s Elapsed : 0.00 / 0.00 s 5 6> Parameter xsthdpdir set to ./xst 7 CPU : 0.00 / 0.42 s Elapsed : 0.00 / 0.00 s 8> Reading design: mppt.prj 10 11 TABLE OF CONTENTS 12 1) Synthesis Options Summary	
Very Nucle Instante Insuize Constants Create Iming Constants Constants Create Argin Package Prins Create Area Constraints Create Area Constraints Create Area Constraints Create Area Constraints Very Synthesis: Name Very Synthesis: Report Very Synthesis: Report Very The Schemack Very The Schemac	 13 2) HDL Compilation 14 3) HDL Analysis 15 4) HDL Analysis 16 5) Advanced HDL Synthesis 17 5.1) HDL Synthesis Report 18 6) Low Level Synthesis 19 7) Final Report 20 7.1) Device utilization summary 21 7.2) TIMING REPORT 23 	
C 2 Translee Map Translee Correcte Poort Translee Sind Correcte Poort Translee	24 Synthesis Options Summary 25 Synthesis Options Summary 26 Input File Name 27 Input Format 28 Input Format 29 Input Format 20 Input Format 21 Verilog Include Directory 22 Target Parameters 34 Output File Name 35 Output Format 36 Output Format 37 Target Device 38 Source Options	
Process View	MPP_Cont in mppt bid (R in mppt syt (RE	<u>×</u>
For Help, press F1		
🛃 start 🔛 Microsoft Word - New 🖾 N	icrosoft Word - ¿duul 🙀 Xiinx - Project Nevige 🧱 Xinx ECS - [mppt.ngr] EN	K 🕵 🧐 🏮 07:26 p

Figure (7): Place and Route Report of the Proposed Design

Journal of Thi-Qar University No.2 Vol.8 March /2013

This FPGA chip is chosen According to its architecture, which is optimal for high density and high performance logic design. According to the repots obtained from the implementation process, the Number of Slices is 260 ;the number of 4-input LUTs is 355; the number of Flip Flops is 182; FPGA Occupation percentage 56%. The maximum operating frequency is 151.172 MHz.

Device Utilization Summary:

Selected Device : 2s15cs144-6		
Number of Slices:	260 out of 192	135% (*)
Number of Slice Flip Flops:	182 out of 3	384 47%
Number of 4 input LUTs:	355 out of 3	384 92%
Number of bonded IOBs:	56 out of	90 62%
Number of GCLKs:	1 out of 4	25%

Timing Summary:

Speed Grade: -6

Minimum period: 6.615ns (Maximum Frequency: 151.172MHz) Minimum input arrival time before clock: 15.482ns Maximum output required time after clock: 7.085ns

Conclusions

In this work an efficient hardware implementation of a (MPPT) was presented. The high performance of the proposed architecture was feasible since the employment of a parallel processing model provided by FPGAs. The use of this technology is suitable because it offers high flexibility in modifying and even developing the required design with a reduction in the required number of hardware and cost.

In addition to the main features of the processing chain architectures such as degree of parallelism, small size, accuracy and high computational speed, there is a requirement for generality and adaptively i.e. the ability to handle many different models of operation in different environments. Integrating FPGA in an MPPT control system provides numerous advantages. To meet performance requirements, FPGAs are desirable since their performance can easily surpass the performance of microcontrollers and DSPs. because their high logic capacity, FPGAs can be adapted to control MPPT by employment of a parallel processing model. In addition, given their reprogrammability, FPGAs can be used to conduct in-circuit experimentation, testing and optimization of various parameters that affect the performance of the MPPT control system.

References

- 1 Fangrui Liu, Yong Kang, Yu Zhang and Shanxu Duan "Comparison of P&O and Hill Climbing MPPT Methods for Grid-Connected PV Converter" Industrial Electronics and Applications, 3rd IEEE conference, pp.804-807, June 2008
- 2 Daniel A. Pritchard "Sun Tracking by Peak Power Positioning for Photovoltaic Concentrator Arrays" Control System Magazine, IEEE, Vol. 3, PP. 2-8, Aug. 1983.
- 3 Antonio Mart'1 and Antonio Luque "Next Generation Photovoltaics" ISBN 0-7503-09505-9, IOP Publishing Ltd 2004, pp. 20, 21, 23.
- 4 Gilbert M. Masters "Renewable and Efficient Electric Power Systems" ISBN 0-471-28060-7, John Wiley & Sons, Stanford university, 2004, pp.466, 465, 475-476,481-485
- 5 N. Mutoh, M. Ohno, T. Inoue. A Control Method to Charge Series-Connected Ultra electric Double-Layer Capacitors Suitable for Photovoltaic Generate Systems Combining MPPT Control Method. IEEE Transactions on Industrial Electronics, 2007, 54(1): 374-383.
- 6 N. Fernia, G. Petrone, G. Spagnuolo, and M. Vitelli, "Optimization of perturb and observe maximum power point tracking method," *IEEE Trans. Power Electron.*, vol. 20, no. 4, pp. 963–973, Jul. 2005.
- W. Wu, N. Pongratananukul, W. Qiu, K. Rustom, T. Kasparis, and I. Batarseh,
 "DSP-based multiple peak power tracking for expandable power system,"
 Applied Power Electronics Conference and Exposition, 2003.
- 8 A. Konar, A.K. Mandal "Microprocessor based automatic sun tracker" Science, Measurement and Technology, IEE Proceedings A, Vol. 138, pp. 237-241, Jul. 1991.