Kufa Journal of Engineering Vol. 16, No. 2, April 2025, P.P. 367 -381 Article history: Received 16 July 2024, last revised 26 November 2024,



COMPREHENSIVE ANALYSIS OF COST FUNCTION IN QUANTUM-DOT CELLULAR AUTOMATA

Esam Alkaldy^{1,2}, Ali H. Majeed^{1*}, Salam M. Atiyah³ and Ahmed Wisam Obaid¹

¹ Faculty of Engineering, University of Kufa, Najaf, Iraq

accepted 26 November 2024

- ² ITRDC, University of Kufa, Najaf, Iraq.
- ³ Ministry of Education, Najaf, Iraq.
- *Corresponding Author: alih.alasady@uokufa.edu.iq.

https://doi.org/10.30572/2018/KJE/160222

ABSTRACT

In the last five decades, the design of digital systems in nano-scale has attracted the attention of researchers. Quantum-dot Cellular Automata is a new method of binary representation at the nano level. Many circuits have been designed with this nanotechnology, most of them looking to reach optimality. QCA circuits, like other technologies, have evaluation metrics such as circuit area, delay, and cell count. Recently, an additional metric called circuit cost, has been proposed as a differentiation metric, and this evaluation metric has been introduced in various approaches. In this paper, the previous approaches of cost function are studied and evaluated, then new generalized form cost function is invented.

KEYWORDS

QCA Technology, Quantum-dot Cellular Automata, Cost function, Full adder, Nano Circuits.



1. INTRODUCTION

The researchers paid special attention to the QCA technology as it could represent the future technology of smart devices if the intimidations and challenges of this technology are eliminated. QCA technology was discovered in the early nineties of the last century by a team from the University of Notre Dame by lent et al (Lent et al, 1993). The QCA cell, which consists of four holes (dots) and two electrons, is the basic building block of this technology. The two electrons inside the cell can move from one dot to another, but they are not allowed to escape outside the cell. The movement of electrons inside the cell is governed by the electrons of neighbouring cells depending on the principle of electron repulsion. The electron tries to take the farthest possible path from the neighbouring electron, so the cell has only two polarizations, which is either -1 or +1. This property was exploited to represent binary numbers, where polarization -1 was considered a binary number 0 and polarization +1 was considered a binary number 1. After that, the team decided to build logic gates, with a majority gate built of five cells, from which the rest of the gates were reached and most of the electronic circuits were built. The QCA technology has differentiation factors that determine the capabilities of the circuits that have been built, and we can consider them criteria for evaluating the circuits, including the area of the circuit, the number of cells needed, the delay, in addition to the cost. Cost is an important metric for evaluating the circuits as it is extracted from other factors. The cost function has been put forward in several ways, each serving specific research. Researchers choose some factors that make the proposed research prominent and important, and neglects the rest of the factors, which are no less important than the chosen factors. In this research, these functions are studied and discussed, whichever comes close to comprehensiveness, to serve as a basis for future studies.

2. BACKGROUND

In QCA circuits, the quantum cell is the basic building block. Each square-shaped cell has four dots. Two electrons are injected into each cell, and these electrons have the ability to change its position, jumping between dots, eventually settling in a diagonal position due to columbic repulsion. Cell polarization is shown in Fig. 1. The two polarizations of cell P = +1 and P = -1, respectively, can represent binary digits 1 and 0. By establishing a collection of cells in an array, QCA wire and logical functions can be implemented. The binary data was sent from the input cell to the output cell using a QCA wire, as shown in Fig. 2. Because the QCA wire is made up of an array of cells, the data are transmitted toward the output cell using the electron-repulsion principle.




Fig 1. Cell Polarization.




Fig 2. QCA wire

The majority gate can be used to perform the primary logic gates AND and OR by setting one of the inputs to 0 and 1, respectively. The majority gate is so important in QCA, and various researchers have focused on it, such as (Kassa and Nagaria, 2016;Labrado and Thapliyal, 2016; Bagherian Khosroshahy et al., 2017; Moaiyeri et al., 2017;Zhang et al., 2018; Deng et al., 2019; Abdullah-Al-Shafi et al., 2020; Ali Hussien et al., 2020; Majeed et al., 2022). Fig. 3 shows the majority gate configuration introduced in QCA. The majority gate functionality illustrated in Table 1. In QCA circuits, inverters with majority gates represent fundamental blocks. Two structures of inverters were introduced in QCA, as shown in Fig. 4.




Fig 3. Majority-gate structure.




Fig 4. QCA inverter (a) corner structure (b) robust structure

Table 1: Majority gate functionality table

The clock is electrical signal applied to all cells to ensure data flow from the input to the output and it is also important for synchronization issues. The clocking signal controls the barriers between the dots inside the cells, which decide to allow or prevent electrons from tunnelling between dots (Majeed et al., 2021, Majeed, 2021, Frost et al., 2004). To ensure adiabatic cell switching, the clock signal has four phases (switch, hold, release and relax). As shown in Fig.5, the QCA circuit can be separated into four zones, each with four phases.




Fig 5. Clock signal in QCA technology

3. RELATED WORK

In the realm of Quantum-dot Cellular Automata (QCA) circuits, the selection of an optimal cost function is paramount and depends on the specific objectives and characteristics of the circuit under consideration. Various cost functions cater to distinct sides of QCA performance, ranging from energy dissipation and error rates to switching activity and fault tolerance metrics. The choice of the most suitable cost function is inherently tied to the priorities of the application, whether it is energy efficiency, computational accuracy, or robust fault tolerance. Notable contenders include energy dissipation for minimizing power consumption, error rates for assessing computation accuracy, and switching activity for dynamic power considerations.

Additionally, hybrid cost functions that amalgamate multiple metrics offer a comprehensive evaluation approach. The quantum-specific nature of QCA circuits introduces unique considerations, prompting the inclusion of a quantum cost function that encapsulates quantum gates and entanglement effects. The decision-making process involves a nuanced evaluation of trade-offs, scalability concerns, and application-specific goals, emphasizing the need for a judicious selection aligned with the intricacies of the QCA circuit at hand. Researchers are encouraged to explore a spectrum of cost functions, considering their applicability in optimizing QCA circuits for evolving future nanocircuits.

There are different metrics presented previously to measure the circuit quality specified for QCA forms. The first cost function (Method 1) was presented in 2011 by M. Gladshtein (Gladshtein, 2011) as detailed in Equation 1.

Circuit cost = Area
$$\times$$
 Delay \times Power (1)
Although this function took the power consumption into consideration, it neglected many other important metrics. This function is considered also in (Ahmad et al., 2017).

Another method (Method 2) to calculate the circuit cost was presented in 2014 by W. Liu et al (Liu et al., 2014) as detailed in Eq. 2. This function takes four parameters into account (3-bit majority, inverter, crossover and delay). It is considered a good attempt to evaluate circuits, although it neglected many other parameters. This function was considered in (Naz et al., 2021, Majeed Ali et al., 2019).

Circuit cost =
$$(M^k + I + C^l) \times T^p$$
 (2)
where M is the number of majority gates, I denotes the number of inverters, C denotes the
number of crossovers where for multilayer crossing each cross must be multiplied by 3, T
denotes the circuit delay, and k, l, p denote the exponential weightings for majority gate count,
crossover count, and delay, respectively.

A different method (Method 3) to calculate the cost function was proposed in 2016 by (Gladshtein, 2011) as detailed in Eq.3.

Circuit cost =
$$A \times L^2$$
 (3) where A is the circuit area and L is the circuit latency (delay). This equation was considered in (Song et al., 2020, Abutaleb, 2018, Wang and Xie, 2018).

The above cost functions did not cover the 5-bit majority gate. This feature was covered in 2017 by the method (Method 4) proposed by M. B Khosroshahy (Khosroshahy et al., 2017) as detailed in Eq. 4.

Circuit cost =
$$[(M_3 + F \times M_5)^k + I + C^l] \times T^p$$
 (4)
where M3 denotes the number of three-input majority gates, M5 denotes the number of five-input majority gates, and F denotes the ratio of the number of cells in the five-input majority

gate to the number of cells in the three-input majority gate. I denotes the number of inverters, C is the number of single-layer crossovers, and T denotes the circuit's delay in terms of clock phases. Furthermore, K, L, and P are the exponential weightings which equal to 2 for the circuit have same priority of parameters. This above function is considered also in (Heydari et al., 2019).

Another function (Method 5) was suggested by (Edrisi Arani and Rezai, 2018) in 2018 as detailed in Eq. 5.

$$Circuit cost = Area \times Delay$$
 (5)

In 2019, D. Bahrepour et al (Bahrepour and Maroufi, 2019) introduces a different function (Method 6) to calculate the circuit cost as detailed in Equation 6. The complexity circuit represents the number of cells to accomplish the circuit, and Delay is the circuit latency (clock phases required to transfer cell polarization from the input cell to the output cell). This cost function was used in (Singh and Sharma, 2020, Majeed and Alkaldy, 2022).

Circuit cost = Area × Complexity × Delay (6) In same year H. R. Roshany et al (Roshany and Rezai, 2019) introduced another cost function (Method 7) as detailed in Eq. 7. This function is also used in (Deng et al., 2020, Maharaj and Muthurathinam, 2020).

Circuit cost =
$$A \times L$$
 (7)
where A is the circuit area and L is the latency.

In 2021, Majeed et al (Majeed and Alkaldy, 2021) introduced a deferent function (Method 8) to calculate the circuit cost. This cost includes more parameters than the above methods as detailed in Eq. 8.

Circuit cost =
$$CLF \times Complexity \times Area \times Delay$$
 where CLF is the cell and layout factor: (8)

CLF = 1: for one-layer with normal cell;

= 2: for one-layer with normal and rotated cells;

= 3: for multi-layer with normal cell;

= 4: for multi-layer with normal and rotated cells

Suppose that we try to apply the above equations to specific set of QCA circuits. The full adder (FA) is taken as a benchmark circuit for different previously introduced structures of FA, as shown in Fig. 6. In this case, no two results will be similar, as depicted in Table 2 to Table 9, and this is evidence that each researcher has his own way of finding or choosing the function from among those available that suits the proposed circuit. Hence, the idea of creating a universal equation was imposed on all researchers so that its result is decisive and indisputable, bringing together all the essential standards of implementing QCA circuits.




Fig. 6. Different structures of QCA-FA used to calculate the cost function in many methods

Table 2. Cost function claculation (in method 1) for many QCA-FAs

Ref	Area µm²	No. of cells	Crossover type	Number of crossings	Latency clock zone	Maj3	Maj5	Inverter	Power (meV) (1Ek)	(Cost function) Area × Delay × Power
(Lakshmi and Athisha, 2011)	0.2	192	Multilaye r	5	2	9	0	4	NA	NA
(Teja et al., 2008)	0.04	124	Multilaye r	3	1	3	0	3	NA	NA
(Ajitha et al., 2015)	0.14	105	Without	0	1.25	7	0	2	NA	NA
(Navi et al., 2010)	0.04	73	Multilaye r	6	0.75	1	1	2	NA	NA
(Seyedi and Navimipour, 2017)	0.01	22	Multilaye r	3	0.75	1	1	2	NA	NA
(Ahmadpour et al., 2018)	0.01 6	20	Without	0	0.75	2	0	4	31.93	0.38316
(Majeed and Alkaldy, 2022)	0.00 7	15	Without	0	0.5	1	0	0	36.21	0.12673

Table 3. Cost function claculation (in method 2) for many QCA-FAs

Ref	Area μm²	No. of cells	Crossover type	Number of crossings	Latency clock zone	Maj3	Maj5	Inverter	Power (meV) (1Ek)	(Cost function) $\left(M^{k} + I + C^{l}\right) \times T^{p}$
(Lakshmi and Athisha, 2011)	0.2	192	Multilayer	5	2	9	0	4	NA	1240
(Teja et al., 2008)	0.04	124	Multilayer	3	1	3	0	3	NA	93
(Ajitha et al., 2015)	0.14	105	Without	0	1.25	7	0	2	NA	79.687
(Navi et al., 2010)	0.04	73	Multilayer	6	0.75	1	1	2	NA	185.625
(Seyedi and Navimipour, 2017)	0.01	22	Multilayer	3	0.75	1	1	2	NA	48.937
(Ahmadpour et al., 2018)	0.016	20	Without	0	0.75	2	0	4	31.93	4.5
(Majeed and Alkaldy, 2022)	0.007	15	Without	0	0.5	1	0	0	36.21	0.25

Table 4. Cost function claculation (in method 3) for many QCA-FAs

Ref	Area μm²	No. of cells	Crossover type	Number of crossings	Latency clock zone	Maj3	Maj5	Inverter	Power (meV) (1Ek)	(Cost function) $A \times L^2$
(Lakshmi and Athisha, 2011)	0.2	192	Multilayer	5	2	9	0	4	NA	0.8
(Teja et al., 2008)	0.04	124	Multilayer	3	1	3	0	3	NA	0.04
(Ajitha et al., 2015)	0.14	105	Without	0	1.25	7	0	2	NA	0.218
(Navi et al., 2010)	0.04	73	Multilayer	6	0.75	1	1	2	NA	0.022
(Seyedi and Navimipour, 2017)	0.01	22	Multilayer	3	0.75	1	1	2	NA	0.0056
(Ahmadpour et al., 2018)	0.016	20	Without	0	0.75	2	0	4	31.93	0.009
(Majeed and Alkaldy, 2022)	0.007	15	Without	0	0.5	1	0	0	36.21	0.0017

Table 5. Cost function claculation (in method 4) for many QCA-FAs

Ref	Area µm²	No. of cells	Crossover type	Number of crossings	Latency clock zone	Maj3	Maj5	Inverter	Power (meV) (1Ek)	(Cost function) $[(M_3 + F \times M_5)^k + I + C^t] \times T^p$
(Lakshmi and Athisha, 2011)	0.2	192	Multilayer	5	2	9	0	4	NA	1240
(Teja et al., 2008)	0.04	124	Multilayer	3	1	3	0	3	NA	93
(Ajitha et al., 2015)	0.14	105	Without	0	1.25	7	0	2	NA	79.687
(Navi et al., 2010)	0.04	73	Multilayer	6	0.75	1	1	2	NA	188.437
(Seyedi and Navimipour, 2017)	0.01	22	Multilayer	3	0.75	1	1	2	NA	51.75
(Ahmadpour et al., 2018)	0.016	20	Without	0	0.75	2	0	4	31.93	4.5
(Majeed and Alkaldy, 2022)	0.007	15	Without	0	0.5	1	0	0	36.21	0.25

Table 6. Cost function claculation (in method 5) for many QCA-FAs

Ref	Area μm²	No. of cells	Crossover type	Number of crossings	Latency clock zone	Maj3	Maj5	Inverter	Power (meV) (1Ek)	(Cost function) $Area \times Delay$
(Lakshmi and Athisha, 2011)	0.2	192	Multilayer	5	2	9	0	4	NA	0.04
(Teja et al., 2008)	0.04	124	Multilayer	3	1	3	0	3	NA	0.04
(Ajitha et al., 2015)	0.14	105	Without	0	1.25	7	0	2	NA	0.175
(Navi et al., 2010)	0.04	73	Multilayer	6	0.75	1	1	2	NA	0.03
(Seyedi and Navimipour, 2017)	0.01	22	Multilayer	3	0.75	1	1	2	NA	0.0075
(Ahmadpour et al., 2018)	0.016	20	Without	0	0.75	2	0	4	31.93	0.012
(Majeed and Alkaldy, 2022)	0.007	15	Without	0	0.5	1	0	0	36.21	0.0035

Table 7. Cost function claculation (in method 6) for many QCA-FAs

Ref	Area μm²	No. of cells	Crossover type	Number of crossings	Latency clock zone	Maj3	Maj5	Inverter	Power (meV) (1Ek)	(Cost function) Area × Complexity × Delav
(Lakshmi and Athisha, 2011)	0.2	192	Multilayer	5	2	9	0	4	NA	7.68
(Teja et al., 2008)	0.04	124	Multilayer	3	1	3	0	3	NA	4.96
(Ajitha et al., 2015)	0.14	105	Without	0	1.25	7	0	2	NA	18.375
(Navi et al., 2010)	0.04	73	Multilayer	6	0.75	1	1	2	NA	2.19
(Seyedi and Navimipour, 2017)	0.01	22	Multilayer	3	0.75	1	1	2	NA	0.165
(Ahmadpour et al., 2018)	0.016	20	Without	0	0.75	2	0	4	31.93	0.24
(Majeed and Alkaldy, 2022)	0.007	15	Without	0	0.5	1	0	0	36.21	0.0525

Table 8. Cost function claculation (in method 7) for many QCA-FAs

Ref	Area μm²	No. of cells	Crossover type	Number of crossings	Latency clock zone	Maj3	Maj5	Inverter	Power (meV) (1Ek)	(Cost function) Area × Latency
(Lakshmi and Athisha, 2011)	0.2	192	Multilayer	5	2	9	0	4	NA	0.4
(Teja et al., 2008)	0.04	124	Multilayer	3	1	3	0	3	NA	0.04
(Ajitha et al., 2015)	0.14	105	Without	0	1.25	7	0	2	NA	0.175
(Navi et al., 2010)	0.04	73	Multilayer	6	0.75	1	1	2	NA	0.03
(Seyedi and Navimipour, 2017)	0.01	22	Multilayer	3	0.75	1	1	2	NA	0.0075
(Ahmadpour et al., 2018)	0.016	20	Without	0	0.75	2	0	4	31.93	0.012
(Majeed and Alkaldy, 2022)	0.007	15	Without	0	0.5	1	0	0	36.21	0.0035

Table 9. Cost function claculation (in method 8) for many QCA-FAs

Ref	Area µm²	No. of cells	Crossover type	Number of crossings	Latency clock zone	Maj3	Maj5	Inverter	Power (meV) 1Ek)	(Cost function) CLF × Complexity × Area × Delay
(Lakshmi and Athisha, 2011)	0.2	192	Multilayer	5	2	9	0	4	NA	230.4
(Teja et al., 2008)	0.04	124	Multilayer	3	1	3	0	3	NA	14.88
(Ajitha et al., 2015)	0.14	105	Without	0	1.25	7	0	2	NA	18.375
(Navi et al., 2010)	0.04	73	Multilayer	6	0.75	1	1	2	NA	6.57
(Seyedi and Navimipour, 2017)	0.01	22	Multilayer	3	0.75	1	1	2	NA	0.495
(Ahmadpour et al., 2018)	0.016	20	Without	0	0.75	2	0	4	31.93	0.24
(Majeed and Alkaldy, 2022)	0.007	15	Without	0	0.5	1	0	0	36.21	0.0525

From the above eight methods, we can see that method 8 is better than the others in that it takes more parameters into consideration. But it missed Two important metrics: the level of polarization and power consumption, which are critical factors in QCA circuits. It is worth noting that circuits that do not have a high level of polarization, the signal cannot continue correctly if we want it to connect to other circuits. In other words, the signal decays as soon as one or more cells are added to the output cell. Therefore, the authors here suggest a new method to calculate the cost function as follows:

$$Circuit cost = \frac{CLF \times Cell count \times Area \times Delay \times power}{p_I}$$
 (9)

Where: CLF is the cell and layout factor:

CLF = 1: for one-layer with normal cell;

= 2: for one-layer with normal and rotated cells;

= 3: for multi-layer with normal cell;

= 4: for multi-layer with normal and rotated cells

PL: is the polarization level of the circuit.

Power: is the circuit power consumption in (meV)

The proposed method is used to calculate the cost function for the selected test bench full adder designs as shown in Table 10.

Ref	Method 1	Method 2	Method 3	Method 4	Method 5	Method 6	Method 7	Method 8	Method 9
(Lakshmi and Athisha, 2011)	NA	1240	0.8	1240	0.04	7.68	0.4	23.04	NA
(Teja et al., 2008)	NA	93	0.04	93	0.04	4.96	0.04	14.88	NA
(Ajitha et al., 2015)	NA	79.687	0.218	79.687	0.175	18.375	0.175	18.375	NA
(Navi et al., 2010)	NA	185.625	0.022	188.437	0.03	2.19	0.03	6.57	NA
(Seyedi and Navimipour, 2017)	NA	48.937	0.0056	51.75	0.0075	0.165	0.0075	0.495	NA
(Ahmadpour et al., 2018)	0.38316	4.5	0.009	4.5	0.012	0.24	0.012	0.24	1.8391
(Majeed and Alkaldy, 2022)	0.12673	0.25	0.0017	0.25	0.0035	0.0525	0.0035	0.0525	0.0998

Its clear from the above results that Fig 6-g is the best circuit since it resulted the minimum cost in all methods but if the cost function is intended to be the QCA equivelent to the CMOS PDP (Power Delay Product) the proposeed method will represent the best equivelent due to its

enclusion to the most influensing parameters in circuit performance which provides optimized matrix for the tevchnology.

4. CONCLUSION

The results of this research demonstrate the importance of cost function analysis in Quantum-dot Cellular Automata (QCA) technology and its impact on circuit performance. Using the cost metric as an additional evaluation tool makes it possible to better determine the efficiency and distinctiveness of the designed circuits. QCA offers the potential to improve the performance of digital systems at the nanoscale, and the cost function emerges as an effective criterion for optimizing circuit design and cost. This research reflects continued interest in developing QCA technology and expanding our understanding of the effects of the cost function on nanoscale digital circuit design. A better understanding of these aspects will contribute significantly to the development of more efficient and sustainable technologies in the future. The proposed cost function in this paper represents good option to inherit the CMOS PDP matric to optimize QCA nano circuits.

5. REFERENCES

ABDULLAH-AL-SHAFI, M., ISLAM, M. S. & BAHAR, A. N. 2020. 5-Input majority gate based optimized full adder circuit in nanoscale coplanar quantum-dot cellular automata. International Nano Letters, 10, 177+.

ABUTALEB, M. M. 2018. Robust and efficient QCA cell-based nanostructures of elementary reversible logic gates. The Journal of Supercomputing, 74, 6258-6274.

AHMAD, P. Z., QUADRI, S. M. K., AHMAD, F., BAHAR, A. N., WANI, G. M. & TANTARY, S. M. 2017. A novel reversible logic gate and its systematic approach to implement cost-efficient arithmetic logic circuits using QCA. Data Brief, 15, 701-708.

AHMADPOUR, S.-S., MOSLEH, M. & HEIKALABAD, S. R. 2018. A revolution in nanostructure designs by proposing a novel QCA full-adder based on optimized 3-input XOR. Physica B: Condensed Matter, 550, 383-392.

AJITHA, D., RAMANAIAH, K. V. & SUMALATHA, V. 2015. An Efficient Design of XOR Gate And Its Applications Using QCA. i-manager's Journal on Electronics Engineering, 5, 22-29.

ALI HUSSIEN, M., MOHD SHAMIAN, Z., ESAM, A. & DANIAL MD, N. 2020. A Content-Addressable Memory Structure using Novel Majority Gate with 5-input in Quantum-dot Cellular Automata. International Journal of Integrated Engineering, 12, 28-38.

BAGHERIAN KHOSROSHAHY, M., MOAIYERI, M. & NAVI, K. 2017. Design and evaluation of a 5-input majority gate-based content-addressable memory cell in quantum-dot cellular automata, 19th International Symposium on Computer Architecture and Digital Systems.

BAHREPOUR, D. & MAROUFI, N. 2019. A 2-bit Full Comparator Design with Minimum Quantum Cost Function in Quantum-Dot Cellular Automata. Journal Of Information Systems And Telecommunication (Jist), 6, 197-203.

DENG, F., XIE, G., WANG, S., CHENG, X. & ZHANG, Y. 2019. An Ultra-Low-Power Five-Input Majority Gate in Quantum-Dot Cellular Automata. Journal of Circuits, Systems and Computers, 2050176.

DENG, F., XIE, G., ZHU, R. & ZHANG, Y. 2020. A matrix representation method for decoders using majority gate characteristics in quantum-dot cellular automata. The Journal of Supercomputing, 76, 2842-2859.

EDRISI ARANI, I. & REZAI, A. 2018. Novel circuit design of serial—parallel multiplier in quantum-dot cellular automata technology. Journal of Computational Electronics, 17, 1771-1779.

FROST, S. E., DYSART, T. J., KOGGE, P. M. & LENT, C. S. Carbon nanotubes for quantum-dot cellular automata clocking. 4th IEEE Conference on Nanotechnology, 2004., 16-19 Aug. 2004 2004. 171-173.

GLADSHTEIN, M. 2011. Quantum-Dot Cellular Automata Serial Decimal Adder. IEEE Transactions on Nanotechnology, 10, 1377-1382.

HEYDARI, M., XIAOHU, Z., LAI, K. K. & AFRO, S. 2019. A Cost-Aware Efficient RAM Structure Based on Quantum-Dot Cellular Automata Nanotechnology. International Journal of Theoretical Physics, 58, 3961-3972.

KASSA, S. R. & NAGARIA, R. K. 2016. A novel design of quantum dot cellular automata 5-input majority gate with some physical proofs. Journal of Computational Electronics, 15, 324-334.

KHOSROSHAHY, M. B., MOAIYERI, M. H., NAVI, K. & BAGHERZADEH, N. 2017. An energy and cost efficient majority-based RAM cell in quantum-dot cellular automata. Results in Physics, 7, 3543-3551.

LABRADO, C. & THAPLIYAL, H. 2016. Design of adder and subtractor circuits in majority logic-based field-coupled QCA nanocomputing. Electronics Letters, 52, 464-466.

LAKSHMI, S. K. & ATHISHA, G. 2011. Design and Analysis of Adders using Nanotechnology Based Quantum dot Cellular Automata. Journal of Computer Science, 7, 1072-1079.

LENT ET AL, C. S. 1993. Quantum cellular automata. Nanotechnology, 4, 49-57.

LIU, W., LU, L., O'NEILL, M. & SWARTZLANDER, E. E. 2014. A First Step Toward Cost Functions for Quantum-Dot Cellular Automata Designs. IEEE Transactions on Nanotechnology, 13, 476-487.

MAHARAJ, J. & MUTHURATHINAM, S. 2020. Effective RCA design using quantum dot cellular automata. Microprocessors and Microsystems, 73, 102964.

MAJEED, A. & ALKALDY, E. 2021. A new approach to bypass wire crossing problem in QCA nano technology. Circuit World, ahead-of-print.

MAJEED, A. & ALKALDY, E. 2022. High-performance adder using a new XOR gate in QCA technology. The Journal of Supercomputing, 78, 11564–11579.

MAJEED, A. H. 2021. Quantum-dot Cellular Automata-based Superior Design of Conservative Reversible Parity Logic Circuits. Jordanian Journal of Computers and Information Technology (JJCIT), 7, 39-50.

MAJEED, A. H., ABDULELAH, A., ZAINAL, M. S. & ALKALDY, E. 2021. Design of Power-Efficient Structures of the CAM Cell using a New Approach in QCA Nanoelectronics Technology. Indonesian Journal of Electrical Engineering and Informatics (IJEEI), 9.

MAJEED, A. H., HUSSAIN, G. A. & ALKALDY, E. Design a Low-Cost Majority Gate in QCA Nanotechnology. 2022 Muthanna International Conference on Engineering Science and Technology (MICEST), 16-17 March 2022 2022. 6-9.

MAJEED ALI, H., ALKALDY, E., ZAINAL MOHD, S., NAVI, K. & NOR, D. 2019. Optimal design of RAM cell using novel 2:1 multiplexer in QCA technology. Circuit World, 46, 147-158.

MOAIYERI, M., SABETZADEH, F. & ANGIZI, S. 2017. An efficient majority-based compressor for approximate computing in the nano era. Microsystem Technologies, 1-13.

NAVI, K., FARAZKISH, R., SAYEDSALEHI, S. & RAHIMI AZGHADI, M. 2010. A new quantum-dot cellular automata full-adder. Microelectronics Journal, 41, 820-826.

NAZ, S. F., AHMED, S., KO, S.-B., SHAH, A. P. & SHARMA, S. 2021. QCA based cost efficient coplanar 1 × 4 RAM design with set/reset ability. International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, n/a, e2946.

ROSHANY, H. R. & REZAI, A. 2019. Novel Efficient Circuit Design for Multilayer QCA RCA. International Journal of Theoretical Physics, 58, 1745-1757.

SEYEDI, S. & NAVIMIPOUR, N. 2017. An optimized design of full adder based on Nanoscale quantum-dot cellular automata. Optik - International Journal for Light and Electron Optics, 158.

SINGH, R. & SHARMA, D. K. 2020. Design of efficient multilayer RAM cell in QCA framework. Circuit World, 47, 31-41.

SONG, Z., XIE, G., CHENG, X., WANG, L. & ZHANG, Y. 2020. An Ultra-Low Cost Multilayer RAM in Quantum-Dot Cellular Automata. IEEE Transactions on Circuits and Systems II: Express Briefs, 1-1.

TEJA, V. C., POLISETTI, S. & KASAVAJJALA, S. QCA based multiplexing of 16 arithmetic and logical subsystems-A paradigm for nano computing. 2008 3rd IEEE International Conference on Nano/Micro Engineered and Molecular Systems, 6-9 Jan. 2008 2008. 758-763.

WANG, L. & XIE, G. 2018. Novel designs of full adder in quantum-dot cellular automata technology. The Journal of Supercomputing, 74, 4798-4816.

ZHANG, T., LIU, W., MCLARNON, E., NEILL, M. O. & LOMBARDI, F. Design of Majority Logic (ML) Based Approximate Full Adders. 2018 IEEE International Symposium on Circuits and Systems (ISCAS), 27-30 May 2018 2018. 1-5.